





V393  
.R46

MASS. INST. TECH.  
APR 17 1965  
LIBRARY



~~ENCLOSURE~~



DEPARTMENT OF THE NAVY

HYDROMECHANICS



AERODYNAMICS



STRUCTURAL MECHANICS



APPLIED MATHEMATICS



ACOUSTICS AND VIBRATION

DESIGN OF A PRINTER SYNCHRONIZER  
FOR VERIFYING DATA CONVERSIONS

by


Frederick Holser



APPLIED MATHEMATICS LABORATORY  
RESEARCH AND DEVELOPMENT REPORT

November 1964

Report 1794



DESIGN OF A PRINTER SYNCHRONIZER  
FOR VERIFYING DATA CONVERSIONS

by

Frederick Holser

November 1964

Report 1794

## TABLE OF CONTENTS

	Page
ABSTRACT .....	1
ADMINISTRATIVE INFORMATION .....	1
INTRODUCTION .....	1
FABRICATION TECHNIQUES AND LAYOUT .....	2
THEORY OF OPERATION .....	3
Basic Principles .....	3
Details of Logical Function .....	5
APPLICATION AND OPERATION .....	7
General Information .....	7
Operating Controls .....	7
Maintenance Facilities .....	8
ACKNOWLEDGMENTS .....	9
REFERENCES .....	23

## LIST OF FIGURES

	Page
Figure 1 - Computer Data Format Translator and Synchronizer Interconnections .....	10
Figure 2 - Synchronizer Cabinet .....	11
Figure 3 - ECCO Card Modules .....	12
Figure 4 - Level Changer for Printer Synchronizer .....	13
Figure 5 - Thyatron for Printer Synchronizer .....	13
Figure 6 - Anelex Printer .....	14
Figure 7 - Anelex Pedestal .....	15
Figure 8 - Essential Control Logic of the Synchronizer .....	16
Figure 9 - Thyatron Matrix .....	17
Figure 10 - Detail Control Logic Print .....	18
Figure 11 - Detail Buffer Register Print .....	19
Figure 12 - Operating Control Panel .....	20
Figure 13 - CDFT Basic Circuits .....	21
Figure 14 - Card Location Guide .....	22

## ABSTRACT

This report summarizes the design and development of a digital synchronizer and page printer that has been integrated into the Computer Data Format Translator system to provide a means of printing out and thus verifying the validity of data conversions performed by this system.

## ADMINISTRATIVE INFORMATION

Sponsored by Bureau of Ships under Project Number SR 003-09-01 Task 0005.

## INTRODUCTION

The synchronizer and printer described in this report have been integrated into the complex of equipment comprising the Computer Data Format Translator system (CDFT) manufactured by the Electronic Engineering Company (EECO) of California. Briefly, the CDFT is a large scale, multi-purpose, data translator (or converter) with analog-to-digital and digital-to-digital conversion capabilities. A detailed summary of the characteristics and capabilities of this system is available in References 1 and 2.<sup>1</sup> Since its installation at the Applied Mathematics Laboratory in 1960, this unique system has had an ever-increasing work load. This is especially true in the area of analog to digital conversion work done in conjunction with instrumentation and sea trial test data reduction.

With the steady growth of the work load, and the increased need for higher accuracy and reliability of data conversions, a need became manifest for a printout facility to check and analyze the performance of these conversions "on-line." A printing "system" comprised of a

---

<sup>1</sup>References are listed on page 23.

synchronizer and an Anelex line printer\* was designed and developed under Project 1-860-938-01. A block diagram of the CDFT and the interconnections to the synchronizer are shown in Figure 1.

The basic printer mechanism can print up to 70 digits to a line at a maximum rate of 600 lines per minute.

#### FABRICATION TECHNIQUES AND LAYOUT

The synchronizer was constructed in a standard 19 in. rack cabinet using plug-in circuit "modules" (see Figure 2). This cabinet contains all of the logic for implementing the storage, code recognition, control, and communication functions between the printer and translator system. Included in this cabinet are the power supplies for the synchronizer and the master control panel for switching and time-sequencing the primary power for the entire printing system. Controls for operating and testing the system are located on the front panel of the synchronizer cabinet. Cooling is accomplished by using the chilled air available within the translator plenum floor system. The air enters the bottom of the cabinet, passes over the components, and is exhausted at the top of the cabinet by a blower.

The plug-in modules or "cards" used in this project (see Figure 3) are the tube-and-diode type manufactured by EECO of California and are nearly identical to those used in the CDFT system. These particular cards were selected because an abundant supply was already available. They offer direct electrical compatibility to those used in the CDFT. With the exception of 12 special circuits required to interface the printer and synchronizer electronics, all of the cards (132 in total) in the system are of standard EECO design and are interchangeable with those of the CDFT. Five of the special circuits are level changers, custom designed to maintain compatibility between the low level signals generated at the printer timing disk (6v) and the higher level (20v) of the synchronizer logic (see Figure 4). Within the synchronizer, a binary "one" is represented by a -20-v level and a binary zero is represented by a 0-v level.

---

\*This commercially manufactured equipment is described in Reference 3.

The seven remaining special circuits are thyatron drivers; see Figure 5. These drivers were designed to provide the proper signal fuel necessary to threshold bias the thyatron hammer drivers located in the Anelex pedestal. The printer and its companion unit, the "pedestal," are commercial models of equipment manufactured by the Anelex Corporation (see Figures 6 and 7).<sup>3</sup> The printer is mounted on a pedestal which houses the hammer drivers and other electronics associated with the electro-mechanical assemblies of the printer.

## THEORY OF OPERATION

### A. BASIC PRINCIPLES

#### Printer

An analysis of the synchronizer design must necessarily be preceded by a discussion of the essential characteristics of the printer. The printer operates on an impact principle, i.e., printing is accomplished by a hammer actuator striking the paper onto a revolving print roll through an inked ribbon. The printing symbols are engraved upon the periphery of this roll in bands; each band contains a complete set of symbols. There are 70 such bands, one for each printing position across the paper. The basic timing for the print operation is established by a timing rotor (or pulse generator) which revolves with the print roll. This rotor provides "character" pulse that occur at each digit (printing symbol) position around the print roll and an "index" pulse that occurs once per revolution. The index pulse provides the timing for the input load cycle as well as for the print cycle.

#### Synchronizer

Figure 8 is a simplified block diagram which shows the essential control logic of the synchronizer.

The input data from the CDFT are loaded into storage registers composed of 6-bit flip-flop operating as binary counters. There are seven of these registers, each with a capacity for storing one 6-bit digit. The data are read in (6 bits at a time) in a parallel fashion, such that it "pre-sets" each register to the complemented binary value represented

by the incoming symbol code. After the data are read in, the control logic of the synchronizer allows character pulses to enter serially and advance the binary count of each register. As each register reaches a full condition, i.e., all flip-flops are equal to "one's," it emits a pulse to activate its respective print hammer.

It requires seven transfers of data from the CDFT to fill these registers, after which a group of seven characters is printed. The loading process is accomplished during the time interval of the index pulse which is 1.25 msec. As mentioned previously, the binary data taken from the CDFT are interpreted in their complementary form. For an example, a binary one would enter the synchronizer register as llllll0. In this manner, the number of pulses required to fill the counter is equal to the numeric value of the printing symbol. Thus, as in the case of the binary one, a single character pulse will advance the register to a full condition and print the number 1, which is engraved in the first printing position on the print roll.

A print operation is initiated by a select pulse (level change) from the CDFT. The Select pulse interrogates the availability gate (No. 49) to determine if the synchronizer is in a receptive status, i.e., if all lockouts inactive. The lockouts (or inhibits) are active whenever the synchronizer is engaged in code recognition (preparatory to printing) or the printer is actually printing, or the paper is feeding. If upon selection by the CDFT, all lockouts are inactive, the synchronizer will respond by sending a control signal (designated unload sync) back to the CDFT. Within the CDFT, this signal is used to "gate out" each digit of data from the CDFT memory.

Concurrently, with each group of data transferred from the CDFT, a Write Sync pulse is sent back to the synchronizer. Within the synchronizer, the write sync pulses are used to advance the storage register loading counter and to generate additional unload sync pulses. It will be recalled that upon selection, the synchronizer generated the first unload sync pulse sent to the CDFT. It was this first unload pulse that gated out the first group of data (with an accompanying write sync pulse). Thereafter, the write sync pulses are used to generate each succeeding unload sync pulse and to advance the loading counter. This process continues until



the loading counter reaches the count of 7, at which time the storage registers are full and the loading sequence is terminated. When this occurs, the print demand (PD) Flip-Flop 58 is set which phases a lockout on the availability gate (49) to prevent the transfer of additional data (preventing the generation of additional unload sync pulses) until the contents of the storage registers are printed out.

Since the storage register can attain a full condition asynchronously with respect to the timing of the print roll, the setting of PD flip-flop alone cannot establish the true start of a print cycle. A means of "synchronizing" the start of the print cycle with the index period of the print roll must be provided. This is accomplished by the print control (PC) Flip-Flop 52 in the following manner. The PC Flip-Flop is "reset" by the leading edge of the index pulse; it is subsequently set by the trailing edge of this same pulse if the PD Flip-Flop is set. This action insures that after the storage registers are full, the very next pulse (trailing edge time) can trigger the start of a print cycle. When the PC Flip-Flop is "set," it gates character pulses in from the timing disk to advance the binary value in the storage registers. As coincidence occurs at the register readout gates, pulses are emitted that energize the hammer drivers.

## B. DETAILS OF LOGICAL FUNCTION

For the sake of clarity, certain details were omitted in the preceding simplified explanation of the basic operation. These details will now be discussed.

Since the storage capacity of the buffer unit is only seven digits, it is necessary to switch the output of this unit into ten logical paths in order to print a full line of 70 digits. This is accomplished (as shown in Figure 9) by using the shield grids of the print hammer thyatron drivers as gates, and arranging these into a 7 by 10 matrix. A 10-stage linear counter (designated group counter) is used to select the appropriate group. For each step of this counter, a group of seven digits are printed; the total number of digits to a line will be determined by the format selected. When the group counter reaches the predetermined value, a paper feed action is initiated and a lockout is placed upon the availability gate until 8 msec after the end of the paper feed action.

Once the printer is "selected," it will continue to operate until the "Select" signal is cleared by the CDFT at the end of a print operation. Whenever the data to be printed are not formatted in a multiple of seven digits, the unfilled portion of the storage registers (remaining after the last transfer of data from the CDFT) is automatically loaded with fill digits. The > symbol was selected for this purpose. This operation is initiated by detecting the logical condition of a cleared select line occurring at a time when the loading counter is not equal to seven. The controlling logic for this operation is comprised of Inverted Circuit 20, the loading counter, Flip-Flop 17, and Gates 188, 12 and 13.

The operation is as follows (see Figures 10 and 11). Whenever the memory is empty or the print operation is to be terminated, the CDFT control circuits clear (to ground) the input "Select" signal. This swing to ground will set FF-17 via the output of Inverter 20. The M output of FF-17 enables G-12 and allows index pulses to gate through G-12 via "One-shot" 68, through G-13 and trigger Blocking Oscillator 14. The output of B0-14 will provide the signal to step the loading counter each index pulse time and provide the input buffer delay strobe to gate input information in from the bus. The M output of FF-17 also enables G-188, allowing a signal to enable Gates G-104 through G-110 via "Cathode Follower 189. This is a "jam-set" signal for bits "2<sup>2</sup>" for the entire buffer register. All other input lines will be at ground level and will gate in all zeros for the remaining bit positions, resulting in the complemented bit format for the ">" fill symbol. The H output of Flip-Flop 17 will inhibit G-15 and block sending out "Unload Sync" signals to the CDFT control circuits. This "fill" sequence will continue until the loading counter is stepped to seven and initiates a print cycle as already described. At the end of the print cycles, a clear pulse will reset FF-17, effecting a paper feed section via FF-42, G-47, and Paper Feed FF-51. This paper feed section after each "fill" operation offers clear recognition of the memory area or the tape block size used in printing.

The paper-feed action is initiated either by the end of a "fill" print cycles or by satisfying the group counter selection via FF-42, G-47, and Paper Feed FF-51. This paper-feed action is controlled by a paper loop and a brush-sensing device housed on the paper-feed mechanism. As the

brush sensor senses holes in the paper loop, Paper Feed FF-51 is reset via Level Changer 70 and the paper-feed action is terminated. Proper hole programming of the paper loop allows the desired format of paper spacing for any print operation. A "Paper Homing" switch was provided on the control panel to allow the paper to be "homed" in an initial condition prior to a printing run.

## APPLICATION AND OPERATION

### GENERAL INFORMATION

The printer system has numerous applications within the CDFT system in both the broad areas of operation and maintenance. In the case of operation, a variety of conversion modes are possible using the printer but in general these will fall into two basic categories:

1. Operations where it is desired to read a sample of analog data from tape, perform a digital conversion, and print out the results of this conversion.
2. Operations where it is desired to print from digital data previously recorded on magnetic tape.

The latter application is useful in verifying the results from a conversion run. It is this application, in particular, where a significant savings in time can be realized since it eliminates the delays inherent in off-line printer processing of an output tape. It should be pointed out that in its present configuration, the printing equipment cannot provide a continuous real-time printout during a tape-to-tape conversion.

In the area of maintenance, the printer serves as an aid in diagnosing and isolating system malfunctions and in evaluating overall system performance. Its value in this area will grow as maintenance techniques utilizing the printer are developed.

### OPERATING CONTROLS

The operating controls are shown in Figure 12. The equipment is initially prepared for operation by energizing all power supplies. This is done by turning on "Main AC," "Printer AC," "Logic DC," and "Printer DC" in that order. After the expiration of an internal time delay, the

"DC On" indicator lights up. The system may now be manually cleared by operating the "master clear" switch. The desired format, i.e., the number of digits to be printed to a line, may be selected by a 10-position switch located on the front panel. Through the use of this switch, printing formats may be selected (in multiples of 7) ranging from 7 to 70 digits. The synchronizer is "set up" for a particular operating mode by inserting the appropriate plug board "patches" in the CDFI complex. The following modes have been developed using the patches indicated:

1. IBM BCD to Printer
  - a. Use program patch "D."
  - b. Use tape patch marked "IBM BCD-Printer."
  - c. Use UFC patch marked "IBM BCD-Printer."
  - d. Use character patch marked "IBM BCD-Printer."
2. Uniservo (UNIVAC) to Printer
  - a. Use program patch "D."
  - b. Use tape patch marked "Uniservo-Printer."
  - c. Use UFC patch marked "Uniservo-Printer."
  - d. Use character patch marked "Uniservo-Printer."

#### MAINTENANCE FACILITIES

For purposes of maintenance and testing, the system may be readily switched to an on-line testing mode by the control switches provided and located on the front panel of the synchronizer cabinet. To facilitate the ease of maintenance, all of the basic control and information signals are brought out to connectors or terminal strips on the back-board side of the cabinet. When in the "test" position, the "Test Operate" switch will provide a psuedo "Select" signal, allow any bit configuration to be jammed on the information bus by the "Code-Selector" switch, and will connect in a pair of phantastrones (PH-1 and PH-2) that will generate the psuedo "Unload sync" pulse with the proper delay to simulate the memory duty cycle and "Write sync" signal. Through the use of this test mode of operation, all of the printing characters and symbols can be tested for all print position completely off-line.

#### ACKNOWLEDGMENTS

The author wishes to acknowledge the excellent cooperation and assistance afforded him by many members of the Applied Mathematics Laboratory, in particular Mr. H. Lee Hancock, Jr. and Mr. T. W. Beswick. The assistance of Mr. Jack Fidiam of the Electronic Engineering Company is also acknowledged.




Figure 1 - Computer Data Format Translator and Synchronizer Interconnections




Figure 2 - Synchronizer Cabinet




Figure 3 - ECCO Card Modules






Figure 4 - Level Changer for Printer Synchronizer




Figure 5 - Thyatron Driver for Printer Synchronizer




Figure 6 - Anelex Printer





Figure 7 - Analex Pedestal




Figure 8 - Essential Control Logic of the Synchronizer




Figure 9 - Thyatron Matrix







Figure 10 - Detail Control Logic Print












Figure 12 - Operating Control Panel






Figure 13 - CDFT Basic Circuits



Figure 14 - Card Location Guide

Logical Entity Number	Location by x, y Coordinates	Card Type	Function	Logical Entity Number	Location by x, y Coordinates	Card Type	Function
0	1, 9	Y-101	FF	96	4, 2	Y-415	And Gate
1	1, 8	Y-1109	↓	97	5, 8	Y-125	FF
2	1, 7	↓	↓	98	5, 7	↓	↓
3	1, 6	↓	↓	99	5, 6	↓	↓
4	1, 5	↓	↓	100	5, 5	↓	↓
5	1, 4	↓	↓	101	5, 4	↓	↓
6	1, 3	↓	↓	102	5, 3	↓	↓
7	1, 2	Y-1107	↓	103	5, 2	↓	↓
8	4, 10	Y-125	And Gate	104	4, 8	Y-415	And Gates
9	5, 10	Y-415	↓	105	4, 7	↓	↓
10	5, 10	↓	↓	106	4, 6	↓	↓
11	5, 10	↓	↓	107	4, 5	↓	↓
12	7, 9	↓	↓	108	4, 4	↓	↓
13	1, 10	Y-1139	Pulse Mixer (or gate)	109	4, 3	↓	↓
14	9, 10	Y-1102	Blocking Oscillator	110	4, 2	↓	↓
15	5, 10	Y-415	And Gate	111	6, 8	Y-125	FF
16	6, 10	Y-1102	Blocking Oscillator	112	6, 7	↓	↓
17	7, 10	Y-125	Fill FF	113	6, 6	↓	↓
18	13, 1	Y-1102	Blocking Oscillator	114	6, 5	↓	↓
19	8, 9	Y-110	Inverter (not)	115	6, 4	↓	↓
20	8, 10	↓	↓	116	6, 3	↓	↓
21	1, 1	Y-101	FF	117	6, 2	↓	↓
22	2, 1	Y-1109	↓	118	4, 8	Y-415	And Gate
23	3, 1	↓	↓	119	4, 7	↓	↓
24	4, 1	↓	↓	120	4, 6	↓	↓
25	5, 1	↓	↓	121	4, 5	↓	↓
26	6, 1	↓	↓	122	4, 4	↓	↓
27	7, 1	↓	↓	123	4, 3	↓	↓
28	8, 1	↓	↓	124	4, 2	↓	↓
29	9, 1	↓	↓	125	7, 8	Y-125	FF
30	10, 1	↓	↓	126	7, 7	↓	↓
31	11, 1	Y-1107	↓	127	7, 6	↓	↓
32	3, 6	Y-110	inverter (not)	128	7, 5	↓	↓
33	3, 6	↓	↓	129	7, 4	↓	↓
34	3, 5	↓	↓	130	7, 3	↓	↓
35	3, 5	↓	↓	131	7, 2	↓	↓
36	3, 4	↓	↓	132	4, 8	Y-415	And Gates
37	3, 4	↓	↓	133	4, 7	↓	↓
38	3, 3	↓	↓	134	4, 6	↓	↓
39	3, 3	↓	↓	135	4, 5	↓	↓
40	3, 2	↓	↓	136	4, 4	↓	↓
41	3, 2	↓	↓	137	4, 3	↓	↓
42	15, 10	Y-125	FF	138	4, 2	↓	↓
43	3, 8	Y-106	Cathode Follower	139	8, 8	Y-125	FF
44	3, 8	↓	↓	140	8, 7	↓	↓
45	3, 8	↓	↓	141	8, 6	↓	↓
46	3, 8	↓	↓	142	8, 5	↓	↓
47	15, 2	Y-415	And Gate	143	8, 4	↓	↓
48	15, 8	Y-1101	One Shot	144	8, 3	↓	↓
49	15, 9	Y-1100	And Gate	145	8, 2	↓	↓
50	15, 6	Y-104	One Shot	146	9, 8	Y-415	And Gate
51	14, 4	Y-125	Paper Feed FF	147	9, 8	↓	↓
52	13, 9	Y-125	Print Control FF	148	9, 6	↓	↓
53	13, 8	Y-1102	Blocking Oscillator	149	9, 6	↓	↓
54	10, 9	Y-106	Cathode Follower	150	9, 4	↓	↓
55	10, 9	↓	↓	151	9, 4	↓	↓
56	12, 9	Y-415	And Gate	152	9, 2	↓	↓
57	14, 2	Y-105	Cathode Follower	153	10, 8	Y-125	FF
58	14, 9	Y-125	Print Demand FF	154	10, 7	↓	↓
59	9, 9	Y-125	Inhibit FF	155	10, 6	↓	↓
60	8, 9	Y-110	Inverter (not)	156	10, 5	↓	↓
61	12, 9	Y-415	And Gate	157	10, 4	↓	↓
62	7, 9	↓	↓	158	10, 3	↓	↓
63	6, 9	Y-1101	One Shot	159	10, 2	↓	↓
64	4, 9	Special	Level Changer	160	9, 8	Y-415	And Gates
65	5, 9	↓	↓	161	9, 8	↓	↓
66	10, 9	Y-105	Cathode Follower	162	9, 6	↓	↓
67	11, 9	Y-104	One Shot	163	9, 6	↓	↓
68	3, 10	Y-1101	One Shot	164	9, 4	↓	↓
69	4, 9	Special	Level Changer	165	9, 4	↓	↓
70	14, 1	↓	↓	166	9, 2	↓	↓
71	14, 6	Y-105	Cathode Follower	167	11, 8	Y-125	FF
72	12, 1	Y-1102	Blocking Oscillator	168	11, 7	↓	↓
73	9, 7	↓	↓	169	11, 6	↓	↓
74	3, 7	Y-1127	Phanatron Delay	170	11, 5	↓	↓
75	2, 9	Y-1102	Blocking Oscillator	171	11, 4	↓	↓
76	2, 8	Y-415	And Gate	172	11, 3	↓	↓
77	2, 8	↓	↓	173	11, 2	↓	↓
78	2, 8	↓	↓	174	12, 8	Y-1100	And Gate
79	2, 8	↓	↓	175	12, 7	↓	↓
80	2, 6	↓	↓	176	12, 6	↓	↓
81	2, 6	↓	↓	177	12, 5	↓	↓
82	2, 6	↓	↓	178	12, 4	↓	↓
83	2, 7	Y-105	Cathode Follower	179	12, 3	↓	↓
84	2, 7	↓	↓	180	12, 2	↓	↓
85	2, 5	↓	↓	181	13, 7	Special	Thyratron Driver
86	2, 5	↓	↓	182	13, 7	↓	↓
87	2, 3	↓	↓	183	13, 5	↓	↓
88	2, 3	↓	↓	184	13, 5	↓	↓
89	2, 2	↓	↓	185	13, 3	↓	↓
90	4, 8	Y-415	And Gate	186	13, 3	↓	↓
91	4, 7	↓	↓	187	15, 1	↓	↓
92	4, 6	↓	↓	188	2, 4	Y-434	Or Gate
93	4, 5	↓	↓	189	2, 2	Y-105	Cathode Follower
94	4, 4	↓	↓	190	15, 5	Y-1127	Phanatron
95	4, 4	↓	↓	191	14, 8	↓	↓





#### REFERENCES

1. "Instruction Manual for the Computer Language Translator System," Electronic Engineering Company of California.
2. Goldsteen, Robert, "The Computer Data Format Translator," David Taylor Model Basin Report 1467 (May 1961).
3. "Anelex High Speed Printer, Operating and Service Instruction Manual," Anelex Corporation, Boston, Massachusetts.



INITIAL DISTRIBUTION

Copies		Copies	
11	CHBUSHIPS	1	USNASL
	3 Tech Lib (Code 210L)	1	CO & DIR, USNAVTRADEVCCEN
	1 Lab Mgt (Code 320)	1	CO & DIR, USNEL
	1 Computer Dev Sec (Code 687D)	1	CO & DIR, USNMDL
	1 (Mr. D. Ream) 607,	1	CO & DIR, USNRDL
	1 Tech Log	1	CO & DIR, USNUSL
	1 Sub Sonar Sys Br (Code 1634)	1	CO, Army Map Service, UNIVAC Sec
	Attn: ENS A. Sobel		
	1 Asst Chief for Field Activ (Code 700)	1	CDR, USNOL, White Oak
	3 Computer Sys & Applic Br (Code 732)	3	CDR, USNOTS, China Lake 1 Michelson Lab (Code 5038) 1 Libr
	1 Asst Chief for Nuclear Propul Code 1500)		
3	CHBUCEN	1	USNWEPLAB, Dahlgren
	2 Mr. A. Berlinsky		
1	CHBUSANDA	2	DIR, USNRL
3	CHBUWEPS (RRRE)		1 Computer Lab 1 Tech Libr
3	CHONR	4	DIR, NASA
	1 Math Sci Div (Code 430)		1 Mr. H. J. Stotler
	1 Info Sys Br (Code 437)		1 Mr. Michael Mahoney
	Attn: Mr. G. Goldstein		1 Mr. Alexander Rosenberg
2	Chief, Nav Mgt Off	6	DIR, Natl BuStand
	1 Data Processing Div		1 Math Div
	1 Mr. Griffin		1 Mrs. Ida Rhodes
1	NAVSHIPYD BSN		1 Dr. R. W. Hayward
1	NAVSHIPYD CHASN		1 Mr. J. Cunningham
1	NAVSHIPYD LBEACH		1 Dr. Franz Alt
1	NAVSHIPYD MARE		1 Dr. E. W. Cannon
1	NAVSHIPYD NORVA	2	DIR, USNSA
1	NAVSHIPYD NYK		1 Computation Lab
1	NAVSHIPYD PEARL		1 Mr. J. Breach
3	NAVSHIPYD PHILA	2	CG, Aberdeen PG
	1 Code 140		1 Ballistic Res Lab
	1 LCDR L. Rambo		1 Computation Lab
	1 USNBTL	3	ADMIN, FAA
1	NAVSHIPYD PTSMH		1 Tech Libr
			2 Mr. H. Hayman
1	NAVSHIPYD PUG	2	EMCD, U.S. Army Engr Dist
			Wash Corps of Engr, Wash
1	NAVSHIPYD SFRAN		1 Mr. M. Jayne

Copies

1 USAF AFAMA - 3B, Pentagon  
Attn: Mr. G. Hopping

1 Defense Communication Agency  
Arlington, Virginia  
Attn: Mr. J. K. Giles

2 CG, Signal Corps Engr Lab  
1 Mr. B. Markow  
1 Computer Tech Sec

1 CO, Harry Diamond  
Ord Fuze Lab  
Attn: Libr

20 CDR, DDC

1 CG, Frankford Arsenal, Phila

1 CG, White Sands Proving Grd,  
Las Cruces

1 USAEC, Tech Info Serv,  
Oak Ridge

2 USAEC, Washington  
1 Tech Libr

1 USAEC, HASL, 376 Hudson St.  
New York 14, New York  
Attn: Mr. Theodore Rosenberg

3 Nav Hydrographic Off,  
Dept of Nav  
Suitland, Md.

3 George Washington Univ  
1 E. E. Dept Tech Libr  
1 Dr. N. T. Grisamore  
1 Log Res Grp

2 New York Univ, New York  
1 Inst of Math Sci  
1 AEC Computing Facility

4 Univ of Calif, Berkeley,  
Dept of Math  
1 Libr, Numerical Analysis  
Attn: Dr. L. B. Tompkins  
1 Prof. D. H. Lehmer

1 Univ of Calif,  
Los Angeles 24, Calif  
1 Attn: Dr. G. E. Forsythe

Copies

4 Univ of Calif,  
Lawrence Radiation Lab,  
Livermore, Calif  
1 Mr. E. LaFranchi  
1 Mr. D. Rose  
1 Computer Sec  
1 James M. Moore

1 Scripps Inst of Oceanography,  
Univ of Calif,  
La Jolla, Calif  
1 Attn: Dr. Walter Munk

2 MIT, Computation Ctr,  
Cambridge, Mass

2 Princeton Univ,  
Princeton, New Jersey  
1 Libr

1 Univ of Vir,  
Charlottesville, Vir  
1 Attn: Prof. E. J. McShane

1 Cornell Univ, Ithaca, N.Y.  
Dept of Math  
1 Attn: Prof J. B. Rosser

1 Wayne State Univ,  
Detroit 2, Michigan  
Dept of Math  
1 Attn: Prof. Wallace Givens

2 Univ of Wis, Madison 6, Wis  
Math Res Ctr  
1 Attn: Prof. P. Hammer  
1 Prof. R. E. Langer

1 Johns Hopkins Univ,  
Charles & 34th Streets  
Baltimore 18, Md.

1 Rutgers Univ, New Brunswick,  
New Jersey  
1 Attn: Prof. E. P. Starke

1 Univ of Ill, Urbana, Ill.  
Digital Computer Lab

2 Brown Univ, Providence, R.I.  
Div of Engin  
1 Attn: Dr. R. D. Kodis  
1 Prof. William Reid

1 Ohio State Univ,  
Columbus, Ohio  
Dir, Res Ctr

## Copies

2 Harvard Univ, Cambridge, Mass  
1 Dept of Math  
Attn: Prof. J. L. Walsh  
1 Computation Lab

2 Penn State Univ, Univ Park, PA

1 Univ of Mich, Ypsilanti, Mich  
Willow Run Res Ctr

1 Univ of Wash, Seattle, Wash  
Dept of Math

1 Yale Univ, New Haven, Conn

1 Univ of Rochester, Rochester,  
New York, Dept of Math

1 Syracuse Univ,  
Syracuse 10, New York  
Computing Ctr, 112 Hinds Hall  
1 Attn: Dr. Werner C. Rheinboldt

1 State College of Wash,  
Pullman, Wash, Dept of Math

1 Armour Res Foundation,  
Ill Inst of Tech  
Chicago 16, Ill

1 Calif Inst of Tech,  
Pasadena, Calif  
Dept of Math  
1 Attn: Prof. John Todd

1 Inst for Advanced Study,  
Princeton, New Jersey

2 Remington Rand UNIVAC, N.Y.  
Elec Computer Dept

1 Remington Rand UNIVAC,  
St. Paul, Minn.  
Engin Res Asso Div.

4 Remington Rand UNIVAC, Phila  
3 Mr. J. McCarthy  
1 Mr. P. Simon, Engineering

3 IBM Corp, Washington  
Attn: Mr. B. Mase

2 IBM Corp, New York  
1 Prof. Dr. E. G. Kogbetliantz

1 The Franklin Inst, UNIVAC  
Computer Div, Phila

1 Arizona Public Service Co,  
Computer Appl, Phoenix

## Copies

1 Franklin Life Ins Co,  
Springfield  
Attn: Mr. B. Stock

1 Pacific Mutual Life Ins Co,  
Los Angeles  
Attn: Mr. Giser

1 Sun Life Ins Co  
Attn: UNIVAC Computer Sec,  
Montreal, Canada

1 Electronic Services, Inc,  
Life & Casualty Ins  
Co of Genn, Nashville  
Attn: Mr. C. D. Boston

1 Midwest Res Inst,  
425 Volker Boulevard  
Kansas City, Mo  
1 Attn: Mr. Yudell L. Luke

1 Knolls Atomic Power Lab,  
Gen Elec Co.  
Math Analysis Unit,  
Schenectady, N.Y.

1 Lincoln Lab, B-125,  
Lexington, Mass

1 Lockheed Aircraft Corp,  
Van Nuys, Calif

1 Lockheed Aircraft Corp,  
Missile Systems Div,  
Sunnyvale, Calif

1 Los Alamos Scien Lab,  
Los Alamos, N.M.

1 Ramo-Wooldridge Corp,  
Los Angeles, Calif

1 Rand Corp, 1700 Main St.  
Santa Monica, Calif

1 Sandia Corp, Libr,  
Albuquerque, N.M.

1 United Aircraft Corp,  
400 Main Street  
East Hartford, Conn

1 Douglas Aircraft Co., Inc.  
Santa Monica Div  
Santa Monica, Calif

1 Curtiss-Wright Corp,  
Res Div, Clifton, N.J.

Copies

- 1 Cornell Aero Lab, Inc.,  
Buffalo, N.Y.
- 1 Brookhaven National Lab,  
Upton, L.I., New York
- 1 Battelle Memorial Inst,  
Columbus, Ohio
- 2 Argonne National Lab,  
9700 South Cass Avenue  
Argonne, Ill, Appl Math Div  
1 Attn: Dr. E. H. Bareiss
- 1 Head of Nuclear Physics,  
Combustion Engin, Inc.  
Windsor, Conn
- 1 Dir, Westinghouse Elec Corp,  
Bettis Atomic Power Div,  
Pittsburgh 30, PA
- 1 Dr. A. S. Householder,  
Oak Ridge National Lab  
Oak Ridge, Tenn
- 1 Mr. Cecil Hastings Jr.,  
136 Kuuala Street  
Kailua, Hawaii

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA  
CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p.  
illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development  
of a digital synchronizer and page printer that has  
been integrated into the Computer Data Format Trans-  
lator system to provide a means of printing out and  
thus verifying the validity of data conversions per-  
formed by this system.

1. Computer data for-  
mat translators--  
Printer synchro-  
nizers--Design
  2. Data conversions--  
Verification
  3. CDFT (Computer data  
format translator  
system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA  
CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p.  
illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development  
of a digital synchronizer and page printer that has  
been integrated into the Computer Data Format Trans-  
lator system to provide a means of printing out and  
thus verifying the validity of data conversions per-  
formed by this system.

1. Computer data for-  
mat translators--  
Printer synchro-  
nizers--Design
  2. Data conversions--  
Verification
  3. CDFT (Computer data  
format translator  
system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA  
CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p.  
illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development  
of a digital synchronizer and page printer that has  
been integrated into the Computer Data Format Trans-  
lator system to provide a means of printing out and  
thus verifying the validity of data conversions per-  
formed by this system.

1. Computer data for-  
mat translators--  
Printer synchro-  
nizers--Design
  2. Data conversions--  
Verification
  3. CDFT (Computer data  
format translator  
system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA  
CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p.  
illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development  
of a digital synchronizer and page printer that has  
been integrated into the Computer Data Format Trans-  
lator system to provide a means of printing out and  
thus verifying the validity of data conversions per-  
formed by this system.

1. Computer data for-  
mat translators--  
Printer synchro-  
nizers--Design
  2. Data conversions--  
Verification
  3. CDFT (Computer data  
format translator  
system)
- I. Holser, Frederick





David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p. illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development of a digital synchronizer and page printer that has been integrated into the Computer Data Format Translator system to provide a means of printing out and thus verifying the validity of data conversions performed by this system.

1. Computer data format translators--Printer synchronizers--Design
  2. Data conversions--Verification
  3. CDFT (Computer data format translator system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p. illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development of a digital synchronizer and page printer that has been integrated into the Computer Data Format Translator system to provide a means of printing out and thus verifying the validity of data conversions performed by this system.

1. Computer data format translators--Printer synchronizers--Design
  2. Data conversions--Verification
  3. CDFT (Computer data format translator system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p. illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development of a digital synchronizer and page printer that has been integrated into the Computer Data Format Translator system to provide a means of printing out and thus verifying the validity of data conversions performed by this system.

1. Computer data format translators--Printer synchronizers--Design
  2. Data conversions--Verification
  3. CDFT (Computer data format translator system)
- I. Holser, Frederick

David Taylor Model Basin. Report 1794.  
DESIGN OF A PRINTER SYNCHRONIZER FOR VERIFYING DATA CONVERSIONS, by Frederick Holser. Nov 1964. ii, 28p. illus., graphs, diags., refs. UNCLASSIFIED

This report summarizes the design and development of a digital synchronizer and page printer that has been integrated into the Computer Data Format Translator system to provide a means of printing out and thus verifying the validity of data conversions performed by this system.

1. Computer data format translators--Printer synchronizers--Design
  2. Data conversions--Verification
  3. CDFT (Computer data format translator system)
- I. Holser, Frederick



MIT LIBRARIES

DUPL



3 9080 02753 0051

