Search
Now showing items 1-3 of 3
Summary report no. 2, volume 12, input and output, part II
(MIT Servomechanisms Laboratory, 2009-06-15)
Part 2 of a compilation of Project Whirlwind memos regarding input and output.
A sequential-access three-microsecond core memory
(Lincoln Laboratory - Division 6, 1956-03-08)
A proposed core memory is described that has sequential
access to 256 registers (word storage locations), can read out a new word every 3 microsecond and has word length of 58 bits. A read-rewrite cycle for a given storage ...
Summary report no. 3, December 1947
(MIT Servomechanisms Laboratory, edit)
In-depth review of Project Whirlwind in December 1947.