

Memorandum M-1936

Page 1 of 1

Digital Computer Laboratory
Massachusetts Institute of Technology
Cambridge, Massachusetts

SUBJECT: Z-Plane Driver (WWII Memory Digit Plane)

To: N.H. Taylor, R.A. Nelson, Group 62 Section Chiefs, and
N.P. Edwards at I.B.M. via A. Kromer

From: David Shansky

Date: March 27, 1953

In the presently contemplated memory address selection scheme, a Z-plane driver is necessary to enable the selection of a single core in a 3 dimensional memory. In the WWII memory, this driver must be capable of furnishing a regulated current pulse of approximately 500 ma amplitude, .25 μ sec rise time, and approximately 2 μ sec duration. This current is to be regulated to within 5%. The contemplated driver is to be a gated current source stabilized by feedback. This source will probably be coupled to the memory Z-plane winding by means of a linear pulse transformer.

Signed David Shansky
David Shansky

Approved R. L. Best
R.L. Best, Section Leader

Approved N.H. Taylor
N.H. Taylor, Group Leader

DS/cs